### **Lecture 2: Instruction Set Architecture**

ack: Portions of these slides are derived from: CSCE430/830 by H. Jiang ECE 411 COMPUTER ORGANIZATION AND DESIGN

# **Instruction Set Architecture (ISA)**

- serves as an interface b/w software and hardware.
- provides a mechanism by which the software tells the hardware what should be done.



# Interface Design

- a good interface:
  - ✓ lasts through many implementations (portability, compatability)
  - ✓ is used in many different ways (generality)
  - $\checkmark$  provides convenient functionality to higher levels
  - $\checkmark$  permits an efficient implementation at lower levels



# **Instruction Set Design Issues**

- instruction set design issues include:
  - $\checkmark~$  where are operands stored?
    - o registers, memory, stack, accumulator
  - ✓ how many explicit operands are there?
    - o 0, 1, 2, or 3
  - ✓ how is the operand location specified?
    - o register, immediate, indirect, ...
  - ✓ what type & size of operands are supported?
    - o byte, int, float, double, string, vector...
  - $\checkmark$  what operations are supported?
    - o add, sub, mul, move, compare . . .

### **Evolution of Instruction Sets**



# **Instruction Length**





x86 – Instructions vary from 1 to 17 Bytes long VAX – from 1 to 54 Bytes

fixed:

MIPS, PowerPC, and most other RISC's: all instruction are 4 Bytes long

6

# **Instruction Length**

- variable-length instructions (x86, VAX):
  - ✓ require multi-step, complex fetch and decode (-)
  - ✓ allow smaller binary programs that require less disk storage, less DRAM at runtime, less memory, bandwidth and better cache efficiency (+)
- fixed-length instructions (RISC's)
  - ✓ allow easy fetch and decode (+)
  - ✓ simplify pipelining and parallelism (+)
  - ✓ result in larger binary programs that require more disk storage, more DAM at runtime, more memory bandwidth and lower cache efficiency (-)

# Magnetic Core Memory (1955-1975)



# **ARM Case Study**

- ARM (Advanced RISC Machine)
  - ✓ started with fixed, 32-bit instruction length
  - $\checkmark$  added thumb instructions
    - o a subset of the 32-bit instructions
    - o all encoded in 16 bits
    - all translated into equivalent 32-bit instructions within the processor pipeline at runtime
    - o can access only 8 general purpose registers
  - ✓ motivated by many resource constrained embedded applications that require less disk storage, less dram at runtime, less memory, bandwidth and better cache efficiency

# How many registers?

- most computers have a small set of registers
  - ✓ memory to hold values that will be used soon
  - $\checkmark$  a typical instruction use 2 or 3 register values
- advantages of a small number of registers:
  - $\checkmark$  it requires fewer instruction bits to specify which one.
  - less hardware  $\checkmark$
  - $\checkmark$  faster access (shorter wires, fewer gates)
  - $\checkmark$  faster context switch (when all registers need saving)
- advantages of a larger number: data from memory to register, ✓ fewer loads and stores needed
  - $\checkmark$  easier to express several operations in parallel

In 411, "load" means moving "store" is reverse

# Where do operands reside?

### when the ALU needs them?

- stack machine:
  - ✓ push loads memory into 1st register ("top of stack"), moves other regs down
  - $\checkmark$  pop does the reverse
  - $\checkmark$  add combines contents of first two regs, moves rest up
- accumulator machine:
  - ✓ only 1 register (called the "accumulator")
  - ✓ instruction include "store" and "ACC← ACC + MEM"
- register-memory machine :
  - ✓ arithmetic instrs can use data in registers and/or memory
- Ioad-store machine (aka register-register machine):
  - $\checkmark$  arithmetic instructions can only use data in registers.

# **Classifying ISAs**

#### Accumulator (before 1960, e.g. 68HC11):

1-address add A  $acc \leftarrow acc + mem[A]$ 

#### Stack (1960s to 1970s):

0-address add  $tos \leftarrow tos + next$ 

#### Memory-Memory (1970s to 1980s):

2-addressadd A, B $mem[A] \leftarrow mem[A] + mem[B]$ 3-addressadd A, B, C $mem[A] \leftarrow mem[B] + mem[C]$ 

#### **Register-Memory (1970s to present, e.g. 80x86):**

2-addressadd R1, A $R1 \leftarrow R1 + mem[A]$ load R1, A $R1 \leftarrow mem[A]$ 

#### Register-Register (Load/Store) (1960s to present, e.g. MIPS):

2 + R3
nem[R2]
$[] \leftarrow R2$
ר   

# **Operand Locations in Four ISA Classes**



# **Comparing the ISA classes**

code sequence for C = A + B

<u>stack</u>		<u>accumu</u>	<u>ilator</u>	register-memory	<u>′</u>	load-sto	ore
Push	A	Load	A	Add C, A, B		Load	R1,A
Push	В	Add	В			Load	R2,B
Add		Store	С			Add	R3,R1,R2
Pop	С					Store	C,R3

Java VMs DSPs VAX, x86 partially

### **Four Instruction Sets**

Code Sequence C = A + B

Stack	Accumulator	Register (register-memory)	Register (load- store)
Push A	Load A	Load R1, A	Load R1,A
Push B	Add B	Add R1, B	Load R2, B
Add	Store C	Store C, R1	Add R3, R1, R2
Рор С			Store C, R3



### **Four Instruction Sets**

### • A = X\*Y + X\*Z

Stack	Accumulator	Register (register-memory)	Register (load- store)
Stack	Accumulator	R1 R2 R3	Memory A ? X 12 Y 3 B 4 C 5

# **More About General Purpose Registers**

- why do almost all new architectures use GPRs?
  - ✓ registers are much faster than memory (even cache)
    - o register values are available immediately
    - when memory isn't ready, processor must wait ("stall")
  - $\checkmark\,$  registers are convenient for variable storage
    - o compiler assigns some variables just to registers
    - more compact code since small fields specify registers (compared to memory addresses)



# **Stack Architectures**

- instruction set:
  - ✓ add, sub, mult, div, . . .
  - ✓ push A, pop A

### example: A\*B - (A+C\*B)

- ✓ push A
- ✓ push B
- ✓ mul
- ✓ push A
- ✓ push C
- ✓ push B
- 🗸 mul
- ✓ add
- ✓ sub





# **Stacks: Pros and Cons**

#### pros

- ✓ good code density (implicit top of stack)
- ✓ Iow hardware requirements
- $\checkmark$  easy to write a simpler compiler for stack architectures

#### cons

- $\checkmark$  stack becomes the bottleneck
- $\checkmark$  little ability for parallelism or pipelining
- ✓ data is not always at the top of stack when need, so additional instructions like TOP and SWAP are needed
- ✓ difficult to write an optimizing compiler for stack architectures

# **Accumulator Architectures**



- 🗸 mul B
- ✓ sub D

### **Accumulators: Pros and Cons**

#### **pros**

- ✓ very low hardware requirements
- $\checkmark$  easy to design and understand

#### cons

- $\checkmark~$  accumulator becomes the bottleneck
- $\checkmark$  little ability for parallelism or pipelining
- ✓ high memory traffic

# **Memory-Memory Architectures**

```
instruction set:
 (3 operands) add A, B, C sub A, B, C
                                                   mul A, B, C
 (2 operands) add A, B sub A, B mul A, B
example: A*B - (A+C*B)
 (3 operands)
                                          (2 operands)
      mul D, A, B
                                          mov D, A
      mul E, C, B
                                          mul D, B
      add E, A, E
                                          mov E, C
      sub E, D, E
                                          mul E, B
                                          add E, A
```

sub E, D

# **Memory-Memory: Pros and Cons**

### **pros**

- ✓ requires fewer instructions (especially if 3 operands)
- ✓ easy to write compilers for (especially if 3 operands)

cons

- ✓ very high memory traffic (especially if 3 operands)
- $\checkmark$  variable number of clocks per instruction
- $\checkmark$  with two operands, more data movements are required

# **Register-Memory Architectures**



# **Memory-Register: Pros and Cons**

### pros

- $\checkmark$  some data can be accessed without loading first
- $\checkmark$  instruction format easy to encode
- $\checkmark$  good code density

#### cons

- ✓ operands are not equivalent (poor orthogonal)
- $\checkmark$  variable number of clocks per instruction
- $\checkmark$  may limit number of registers

## **Load-Store Architectures**



# **Load-Store: Pros and Cons**

### **pros**

- $\checkmark$  simple, fixed length instruction encodings
- $\checkmark$  instructions take similar number of cycles
- $\checkmark$  relatively easy to pipeline and make superscalar

### cons

- ✓ higher instruction count
- $\checkmark$  not all instructions need three operands
- $\checkmark$  dependent on good compiler

# **Load/Store Architectures**

can do:

add r1=r2+r3

load r3, m(address)

store r1, m(address)

forces heavy dependence on registers, which works for today's cpus

<u>cannot do</u>

add r1=r2+m(address)

more instructions (-) fast implementation (e.g., easy pipelining) (+) easier to keep instruction lengths fixed (-)

# **Registers: Advantages and Disadvantages**

### advantages

- ✓ faster than cache or main memory (no addressing mode or tags)
- ✓ deterministic (no misses)
- ✓ can replicate (multiple read ports)
- ✓ short identifier (typically 3 to 8 bits)
- ✓ reduce memory traffic

### disadvantages

- $\checkmark$  need to save and restore on procedure calls and context switch
- ✓ can't take the address of a register (for pointers)
- ✓ fixed size (can't store strings or structures efficiently)
- ✓ compiler must manage
- ✓ limited number

# every ISA designed after 1980 uses a load-store ISA (i.e RISC, to simplify CPU design).

# **Word-Oriented Memory Organization**

- memory is byte addressed and provides access for bytes (8 bits), half words (16 bits), words (32 bits), and double words(64 bits).
- addresses specify byte locations
  - $\checkmark$  address of first byte in word
  - ✓ addresses of successive words differ by 4 (32-bit) or 8 (64-bit)



# **Byte Ordering**

- how should bytes within multi-byte word be ordered in memory?
- conventions
  - ✓ Sun's, Mac's are "Big Endian" machines
    - o least significant byte has highest address
  - ✓ Alphas, PC's are "Little Endian" machines
    - o least significant byte has lowest address

# **Byte Ordering Example**

- Big endian
  - ✓ least significant byte has highest address
- little endian
  - $\checkmark$  least significant byte has lowest address
- example
  - ✓ variable x has 4-byte representation 0x01234567
  - ✓ address given by &x is 0x100



# **Reading Byte-Reversed Listings**

### disassembly

- ✓ text representation of binary machine code
- $\checkmark\,$  generated by program that reads the machine code
- example fragment



# **Types of Addressing Modes (VAX)**

	Addressing Mode	Example	Action
1.	Register direct	Add R4, R3	R4 <- R4 + R3
2.	Immediate	Add R4, #3	R4 <- R4 + 3
3.	Displacement	Add R4, 100(R1)	R4 <- R4 + M[100 + R1]
4.	Register indirect	Add R4, (R1)	R4 <- R4 + M[R1]
5.	Indexed	Add R4, (R1 + R2)	R4 <- R4 + M[R1 + R2]
6.	Direct	Add R4, (1000)	R4 <- R4 + M[1000]
7.	Memory Indirect	Add R4, @(R3)	R4 <- R4 + M[M[R3]]
8.	Autoincrement	Add R4, (R2)+	R4 <- R4 + M[R2]
			R2 <- R2 + d
9.	Autodecrement	Add R4, (R2)-	R4 <- R4 + M[R2]
			R2 <- R2 - d
10.	Scaled Add	R4, 100(R2)[R3]	R4 <- R4 + M[100 + R2 + R3*d]
Studies by	[Clark and Emer] indi	cate that modes 1-4 a	ccount for 93% of all operands on the VAX.

# **Types of Operations**

- Arithmetic and Logic:
- Data Transfer:
- Control
- System
- Floating Point
- Decimal
- String
- Graphics

AND, ADD MOVE, LOAD, STORE BRANCH, JUMP, CALL OS CALL, VM ADDF, MULF, DIVF ADDD, CONVERT MOVE, COMPARE (DE)COMPRESS

## **80x86 Instruction Frequency**

Rank	Instruction	Frequency
1	load	22%
2	branch	20%
3	compare	16%
4	store	12%
5	add	8%
6	and	<b>6%</b>
7	sub	<b>5%</b>
8	register move	<b>4%</b>
9	call	1%
10	return	1%
Total		96%

# **Relative Frequency of Control Instructions**

 design hardware to handle branches quickly, since these occur most frequently

Operation	SPECint92	SPECfp92
Call/Return	13%	11%
Jumps	6%	4%
Branches	81%	87%

# **Instruction formats**

### what does each bit mean?

- machine needs to determine quickly,
  - ✓ "This is a 6-byte instruction"
  - ✓ "Bits 7-11 specify a register"
  - ✓ ...
  - $\checkmark~$  Serial decoding bad
- having many different instruction formats...
  - $\checkmark$  complicates decoding
  - ✓ uses instruction bits (to specify the format)

what would be a good thing about having many different instruction formats?

# **LC-3b Instruction Formats**

ADD, AND (without Immediate)



• ADD, AND (with Immediate), NOT



# **MIPS Instruction Formats**



• for instance, "add r1, r2, r3" has

- ✓ OP=0, rs=2, rt=3, rd=1, sa=0 (shift amount), funct=32
- ✓ 000000, 00010, 00011, 00001, 00000, 100000
- opcode (OP) tells the machine which format

if you want to know more about MIPS instruction set, please refer to: https://en.wikipedia.org/wiki/MIPS\_instruction\_set

# **MIPS ISA Tradeoffs**



- what if?
  - ✓ 64 registers
  - ✓ 20-bit immediate
  - ✓ 4 operand instruction (e.g., Y = AX + B)

#### think about how sparsely the bits are used

# **Conditional branch**

- how do you specify the destination of a branch/jump?
  - $\checkmark$  theoretically, the destination is a full address
    - o 16 bits for LC3b
    - o 32 bits for MIPS
- studies show that almost all conditional branches go short distances from the current program counter (loops, if-then-else)
  - $\checkmark$  we can specify a relative address in much fewer bits than an absolute address
  - ✓ e.g., beq \$1, \$2, 100=>if (\$1 == \$2) PC = PC + 100 \* 4
- how do we specify the condition of the branch?

### **MIPS conditional branches**

- beq, bne, beq r1, r2, addr=>if (r1 == r2) goto addr
- slt \$1, \$2, \$3 => if (\$2 < \$3) \$1 = 1; else \$1 = 0</p>
- these, combined with \$0, can implement all fundamental branch conditions
   always, never, !=, = =, >, <=, >=, <, >(unsigned), <= (unsigned), ...</li>



### Jumps

- need to be able to jump to an absolute address sometimes
   jump -- j 10000 => PC = 10000
- need to be able to do procedure calls and returns
  - ✓ jump and link--jal 100000 => \$31 = PC + 4; PC = 10000
    - used for procedure calls
  - ✓ jump register -- jr \$31 => PC = \$31
    - o used for returns, but can be useful for lots of other things

OP target
-----------

### Announcement

### next lecture

- $\checkmark$  performance, energy, and power metric
- MP assignment
  - ✓ MP0 due on 9/5