

| Mnemonic | Size | Addressing Mode and Instruction Length (Bytes) | | | | | | | | | Operation | Condition Code | | | | | | No. of States*1 | |
|----------|------------------|--|----|------|-----------|-------------|-----|----------|------|---|--------------|----------------|---|---|---|---|---|-----------------|----------|
| | | #xx | Rn | @ERn | @ (d,ERn) | @-ERn/@ERn+ | @aa | @ (d,PC) | @@aa | I | | I | H | N | Z | V | C | Normal | Advanced |
| | | | | | | | | | | | | | | | | | | | |
| MAC*9 | MAC @ERn+, @ERm+ | — | | | | 4 | | | | | | | | | | | | 4 | |
| CLRMAC*9 | CLRMAC | — | | | | | | | | 2 | 0→MACH, MACL | — | — | — | — | — | — | 2*6 | |
| LDMAC*9 | LDMAC ERs, MACH | L | | 2 | | | | | | | ERs→MACH | — | — | — | — | — | — | 2*6 | |
| | LDMAC ERs, MACL | L | | 2 | | | | | | | ERs→MACL | — | — | — | — | — | — | 2*6 | |
| STMAC*9 | STMAC MACH, ERd | L | | 2 | | | | | | | MACH→ERd | — | — | ↕ | ↕ | ↕ | — | 1*6 | |
| | STMAC MACL, ERd | L | | 2 | | | | | | | MACL→ERd | — | — | ↕ | ↕ | ↕ | — | 1*6 | |

(7) System Control Instructions

| Mnemonic | Size | Addressing Mode and Instruction Length (Bytes) | | | | | | | | | | Operation | Condition Code | | | | | | No. of States*1 | | | | | | | | | | | |
|----------------|----------------------|--|----|------|-----------|-------------|-----|----------|-------|--|---|-----------|----------------|---|---|---|---|--------|-----------------|--|---|---|---|---|---|---|---|---|-------|-------|
| | | #xx | Rn | @ERn | @ (d,ERn) | @-ERn/@ERn+ | @aa | @ (d,PC) | @ @aa | | I | | H | N | Z | V | C | Normal | Advanced | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| TRAPA | TRAPA #x:2 | — | | | | | | | | | | | | | | | | | | | | 1 | — | — | — | — | — | — | 7 (9) | 8 (9) |
| RTE | RTE | — | | | | | | | | | | | | | | | | | | | | ↑ | ↑ | ↑ | ↑ | ↑ | ↑ | | 5 (9) | |
| SLEEP | SLEEP | — | | | | | | | | | | | | | | | | | | | | | | | | | | | | 2 |
| LDC | LDC #xx:8,CCR | B | 2 | | | | | | | | | | | | | | | | | | | ↑ | ↑ | ↑ | ↑ | ↑ | ↑ | | 1 | |
| | LDC #xx:8,EXR | B | 4 | | | | | | | | | | | | | | | | | | | — | — | — | — | — | — | | 2 | |
| | LDC Rs,CCR | B | | 2 | | | | | | | | | | | | | | | | | | ↑ | ↑ | ↑ | ↑ | ↑ | ↑ | | 1 | |
| | LDC Rs,EXR | B | | 2 | | | | | | | | | | | | | | | | | | — | — | — | — | — | — | | 1 | |
| | LDC @ERs,CCR | W | | | 4 | | | | | | | | | | | | | | | | | ↑ | ↑ | ↑ | ↑ | ↑ | ↑ | | 3 | |
| | LDC @ERs,EXR | W | | | 4 | | | | | | | | | | | | | | | | | — | — | — | — | — | — | | 3 | |
| | LDC @ (d:16,ERs),CCR | W | | | | 6 | | | | | | | | | | | | | | | | ↑ | ↑ | ↑ | ↑ | ↑ | ↑ | | 4 | |
| | LDC @ (d:16,ERs),EXR | W | | | | 6 | | | | | | | | | | | | | | | | — | — | — | — | — | — | | 4 | |
| | LDC @ (d:32,ERs),CCR | W | | | | 10 | | | | | | | | | | | | | | | | ↑ | ↑ | ↑ | ↑ | ↑ | ↑ | | 6 | |
| | LDC @ (d:32,ERs),EXR | W | | | | 10 | | | | | | | | | | | | | | | | — | — | — | — | — | — | | 6 | |
| | LDC @ERs+,CCR | W | | | | | 4 | | | | | | | | | | | | | | | ↑ | ↑ | ↑ | ↑ | ↑ | ↑ | | 4 | |
| | LDC @ERs+,EXR | W | | | | | 4 | | | | | | | | | | | | | | | — | — | — | — | — | — | | 4 | |
| | LDC @aa:16,CCR | W | | | | | | | 6 | | | | | | | | | | | | | ↑ | ↑ | ↑ | ↑ | ↑ | ↑ | | 4 | |
| | LDC @aa:16,EXR | W | | | | | | | 6 | | | | | | | | | | | | | — | — | — | — | — | — | | 4 | |
| | LDC @aa:32,CCR | W | | | | | | | 8 | | | | | | | | | | | | | ↑ | ↑ | ↑ | ↑ | ↑ | ↑ | | 5 | |
| LDC @aa:32,EXR | W | | | | | | | 8 | | | | | | | | | | | | | — | — | — | — | — | — | | 5 | | |

(8) Block Transfer Instructions

| Mnemonic | Size | Addressing Mode and Instruction Length (Bytes) | | | | | | | | | | Operation | Condition Code | | | | | | No. of States*1 | |
|----------|----------|--|----|------|-----------|-------------|-----|----------|------|--|---|--|----------------|---|---|---|---|--------|-----------------|--|
| | | #xx | Rn | @ERn | @ (d,ERn) | @-ERn/@ERn+ | @aa | @ (d,PC) | @@aa | | I | | H | N | Z | V | C | Normal | Advanced | |
| | | | | | | | | | | | | | | | | | | | | |
| EEPMOV | EEPMOV.B | — | | | | | | | | | 4 | if R4L ≠ 0 Repeat @ER5+→@ER6+ ER5+1→ER5 ER6+1→ER6 R4L-1→R4L Until R4L=0 else next; | — | — | — | — | — | — | 4+2n*2 | |
| | EEPMOV.W | — | | | | | | | | | 4 | if R4 ≠ 0 Repeat @ER5+→@ER6+ ER5+1→ER5 ER6+1→ER6 R4-1→4 Until R4=0 else next; | — | — | — | — | — | — | 4+2n*2 | |

- Notes:
- The number of states is the number of states required for execution when the instruction and its operands are located in on-chip memory.
 - n is the initial setting of R4L or R4.
 - Seven states for saving or restoring two registers, nine states for three registers, or eleven states for four registers.
 - One additional state is required for execution immediately after a MULXU, MULXS, or STMAC instruction. Also, a maximum of three additional states are required for execution of a MULXU instruction within three states after execution of a MAC instruction. For example, if there is a one-state instruction (such as NOP) between a MAC instruction and a MULXU instruction, the MULXU instruction will be two states longer.
 - A maximum of two additional states are required for execution of a MULXS instruction within two states after execution of a MAC instruction. For example, if there is a one-state instruction (such as NOP) between a MAC instruction and a MULXS instruction, the MULXS instruction will be one state longer.
 - A maximum of three additional states are required for execution of one of these instructions within three states after execution of a MAC instruction. For example, if there is a one-state instruction (such as NOP) between a MAC instruction and one of these instructions, that instruction will be two states longer.
 - For the H8S/2000 CPU.
 - Only register ER0, ER1, ER4, or ER5 should be used when using the TAS instruction.
 - These instructions are supported only by the H8S/2600 CPU.
 - (1) The number of states required for execution of an instruction that transfers data in synchronization with the E clock is variable.
 - (2) Set to 1 when a carry or borrow occurs at bit 11; otherwise cleared to 0.
 - (3) Set to 1 when a carry or borrow occurs at bit 27; otherwise cleared to 0.
 - (4) Retains its previous value when the result is zero; otherwise cleared to 0.
 - (5) Set to 1 when the divisor is negative; otherwise cleared to 0.
 - (6) Set to 1 when the divisor is zero; otherwise cleared to 0.
 - (7) Set to 1 when the quotient is negative; otherwise cleared to 0.
 - (8) MAC instruction results are indicated in the flags when the STMAC instruction is executed.
 - (9) One additional state is required for execution when EXR is valid.